A multichip packaged GaAs 16×16 parallel multiplier

1992 
A GaAs 16×16 b parallel multiplier utilizing multichip packaging technology is demonstrated. This multichip approach is undertaken in an effort to realize GaAs ULSI's with high yield and reliability, using multiple smaller scale integrated circuits. The device is composed of four GaAs 8×8 expandable parallel multipliers and a multichip package (MCP). The developed 8×8 b multipliers consist of 1097 E/D DCFL gates each and have a 3.4 ns multiplication time. The developed MCP is composed of five layers of alumina ceramic which include 5O-Ω strip lines. The multiplication time of this 16×16 b multichip multiplier is 7.6 ns, and the total production yield is 70%
    • Correction
    • Cite
    • Save
    • Machine Reading By IdeaReader
    0
    References
    0
    Citations
    NaN
    KQI
    []