Delay-Optimized Implementation of IEEE Floating-Point Addition

Abstract--We present an IEEE floating-point adder (FP-adder) design. The adder accepts normalized numbers, supports all four IEEE rounding modes, and outputs the correctly normalized rounded sum/di...