Flip-flop selection technique for power-delay trade-off [video codec]

1999 
Circuit and design techniques trade off power, delay, and area of a chip by blending different types of flip-flops with different merits: F/F blending. Three types of discrete cosine transform (DCT) blocks for MPEG-4 video codec, a conventional design (Conv-DCT), a low-power design (LP-DCT), and a high-speed design (HS-DCT), are fabricated in a 0.3 /spl mu/m CMOS technology. LP-DCT consumes 24%-51% less power without speed degradation, and HS-DCT operates 25% faster than Conv-DCT.
    • Correction
    • Source
    • Cite
    • Save
    • Machine Reading By IdeaReader
    2
    References
    27
    Citations
    NaN
    KQI
    []