Reduction of Resource Usage In FPGA By Implementing Back Propagation Algorithm

2017 
Back propagation learning algorithm is used to implementing the FPGA for reducing the memory usage and it is one type of Supervised Learning network. The overfitting problems occurs in the device is obtained by the three steps of the algorithm. The three steps are training, validation and testing. The FPGA implementation is done by the Ex-OR functions and the VHDL code is written for the Ex-OR function using the BP algorithm. Also, the MATLAB code is written for the BP algorithm. The results show that the reducing of resource usage and increase of computational speed by the comparison of the output of VHDL code, Arduino code and MATLAB code. Both of the implementations of the Back-propagation algorithm is useful for applications to real-world problems.
    • Correction
    • Source
    • Cite
    • Save
    • Machine Reading By IdeaReader
    0
    References
    0
    Citations
    NaN
    KQI
    []