Old Web
English
Sign In
Acemap
>
Paper
>
Implications of pocket optimisation on analog performance in deep sub-micron CMOS
Implications of pocket optimisation on analog performance in deep sub-micron CMOS
1999
R.F.M. Roes
A.C.M.C. van Brandenburg
A.H. Montree
P.H. Woerlee
Keywords:
Energy consumption
Materials science
Micrometre
Electronic engineering
Leakage (electronics)
Electrical engineering
CMOS
Threshold voltage
cmos process
Correction
Source
Cite
Save
Machine Reading By IdeaReader
0
References
8
Citations
NaN
KQI
[]