The impact of electrical overstress on the design, handling and application of integrated circuits

Common misconceptions regarding the characteristics of ICs and electrical overstress (EOS) are summarized, analyzed and clarified. In order to avoid EOS fails right from the beginning of the design process, a methodology is developed to deal with EOS in the design, handling and application of ICs.