Old Web
English
Sign In
Acemap
>
Paper
>
Flattened Butterfly Topology for On-Chip Networks
Flattened Butterfly Topology for On-Chip Networks
2007
Kim
Balfour
Dally
Keywords:
Energy consumption
Integrated circuit layout
Very-large-scale integration
Topology (electrical circuits)
Butterfly
Computer science
vlsi layout
Computer hardware
Correction
Source
Cite
Save
Machine Reading By IdeaReader
13
References
165
Citations
NaN
KQI
[]