A balanced differential-pair CMOS CCCII with negative intrinsic resistance

A novel structure, based on balanced differential-pair, is proposed to implement the CMOS CCCII with negative intrinsic resistance at port X. HSPICE simulations, based on the AMS's 0.35µ CMOS process, are conducted, which certainly confirm the occurrence of negative resistance. To demonstrate its capability, a two-phase current-mode oscillator is synthesized based on two lossless integrators. As little error in oscillated frequency is observed, the proposed structure earns its place as one of the attractive negative-resistance simulators.