Issues and Options for Planar Packaging of High-Voltage SiC Diodes
2008
As the voltage rating of power semiconductors rises, so must the voltage rating of device packages. The planar packaging scheme with Embedded Power technology is a good candidate for device packaging because of its reduced parasitics and better thermal performance. This paper analyzes the issues of this planar technology in the case of a 10 kV SiC diode package using a device simulator, MEDICI. Given the proposed structure, the geometry and material properties that could influence the electric field distribution are studied. Two options for the planar package are proposed and simulated.
Keywords:
- Correction
- Source
- Cite
- Save
- Machine Reading By IdeaReader
0
References
2
Citations
NaN
KQI