Optimizing Performance of L1 Cache Memory for Embedded Systems driven by Differential Evolution

Embedded systems, mainly battery-powered, must guarantee low power consumption and good performance. The cache memory design is crucial in embedded systems. Given the high number of parameters and their ranges of values, the exhaustive exploration of resulting solution space is an unaffordable task.