A high - speed analog comparator in 0.5 μm CMOS technology
2008
This paper describes a design of a high-speed analog comparator that is realized in 0.5- um CMOS technology. A response time of 1.62 ns was recorded at an average power consumption of 0.58 mW and a supply voltage of 3V. The comparator has been employed in the realization of an 8-bit flash type ADC where a maximum sampling rate of 300 Mb/s was reached.
Keywords:
- Correction
- Source
- Cite
- Save
- Machine Reading By IdeaReader
5
References
4
Citations
NaN
KQI