Old Web
English
Sign In
Acemap
>
Paper
>
Power Efficiency Analysis of Low-Power Circuit Design Techniques in 90-nm CMOS Technology
Power Efficiency Analysis of Low-Power Circuit Design Techniques in 90-nm CMOS Technology
2020
Yelithoti Sravana Kumar
Tapaswini Samant
Swati Swayamsiddha
Keywords:
Electrical efficiency
Electrical engineering
Circuit design
CMOS
Computer science
Correction
Source
Cite
Save
Machine Reading By IdeaReader
0
References
0
Citations
NaN
KQI
[]