Old Web
English
Sign In
Acemap
>
Paper
>
Reconfigurable scan architecture for Test Power and Data Volume Reduction
Reconfigurable scan architecture for Test Power and Data Volume Reduction
2017
Hyunggoy Oh
Heetae Kim
Jaeil Lim
Sungho Kang
Keywords:
Computer architecture
Test power
Electronic engineering
Computer science
Architecture
volume reduction
Correction
Source
Cite
Save
Machine Reading By IdeaReader
10
References
1
Citations
NaN
KQI
[]