Reconfigurable systolic arrays with fixed size and structure degradation

Reconfiguration algorithms are proposed for VLSI systolic arrays constructed from identical self-testing processors. The properties of fault-tolerant arrays with fixed size and structure degradation are considered.