Enabling Automated Bug Detection for IP-Based Designs Using High-Level Synthesis
2018
Editor’s note: This article presents an automated approach for detecting system- level bugs in SoC designs that are composed of many IP blocks, without exposing sensitive information. The approach leverages high-level synthesis techniques. —Binoy Ravindran, Virginia Tech
Keywords:
- Correction
- Source
- Cite
- Save
- Machine Reading By IdeaReader
7
References
4
Citations
NaN
KQI