INTEND OF LUT/MUX COMPLEXS BY USING FPGA MODUS OPERANDI

For reducing the area and improving the performance of logical circuits, a combination of Lookup Table (LUT) with multiplexer methodology is applied together. By implementing this kind of architecture a new MUX: LUT structure is designed, which works based on the number of comparators and logical circuits. This implementation is more suitable for both accounting for complex logic block and routing area while maintaining mapping depth. Interconnections are increasingly the dominant contributor to delay, area and energy consumption in Complementary Metal-Oxide Semiconductor (CMOS) digital circuits. The proposed implementation overcomes several limitations found in previous quaternary implementations published so far, such as the need for special features in the CMOS process or power-hungry current-mode cells. We have to use the 512bit quaternary Lookup Table for a high level of operations in the FPGA. The proposed architecture of this paper will be planned to implemented and also analysis the output current, output voltage, area using Xilinx 14.3.