language-icon Old Web
English
Sign In

Power-on reset circuit

2011 
A power-on reset circuit comprises a charging delay control module, a metal oxide semiconductor (MOS) M2, a capacitor C2 and a voltage detection module. A power supply, the MOS M2, the capacitor C2 and a ground signal are sequentially connected in series. A node where the MOS M2 is connected with the capacitor C2 in series is connected with the input end of the voltage detection module, two ends of the charging delay control module are connected with the power supply and the ground signal and used for controlling slow conduction of the MOS M2, and the voltage detection module is used for detecting voltage value of the capacitor C2 and outputting reset signals. The power-on reset circuit can change size of the capacitor C2 or on-resistance of the MOS to control reset time, can achieve long-time reset, is small in area, and facilitates integration.
    • Correction
    • Source
    • Cite
    • Save
    • Machine Reading By IdeaReader
    0
    References
    1
    Citations
    NaN
    KQI
    []