S. S. Navalagund

Author Statistics

Papers

Citation

H-Index

i-10 index

Research Trends

Author Order

Document Type

Co-Authors

Bairu K. Saptalakar

SDM College of Medical Science and Hospital

Mrityunjaya V. Latte

JSS Academy of Higher Education and Research

Shrinivas K. Saptalakar

Cooperative Institutions

SDM College of Medical Science and Hospital

JSS Academy of Higher Education and Research

Institute of Technical Education

Visvesvaraya Technological University

Jawaharlal Nehru Technological University, Hyderabad

Gulbarga University

Jain University

Sri Dharmasthala Manjunatheshwara College of Dental Sciences & Hospital

AAA College of Engineering and Technology

Author Statistics

Papers

Citation

H-Index

i-10 index

Research Field

VLSI implementation of reduced resource allocation for modified carry look-ahead adder

IEEE International Conference on Advanced Communications, Control and Computing Technologies (2014)

Bairu K. Saptalakar Shrinivas K. Saptalakar S. S. Navalagund Mrityunjaya V. Latte

With the increase in the VLSI technology level the system level designs are becoming too complex by effect of brutal design of low level complex design. The reduction in resources allocated to implement the system contributes to the significant decrease in the design complexity. In this paper, a new methodology is proposed for carry look-ahead adder to quarry the mitigation of resources required to implement the proposed adder. The implementation of the adder is carried on both Application Specific Integrated Circuit (ASIC) and Field Programmable Gate Array (FPGA) platforms. The proposed methodology presents the delay efficient adder simultaneously reducing the power consumption by decreasing the resources as its deliverables.

Application-specific integrated circuit

Carry (investment)

Look-ahead

10.1109/icaccct.2014.7019149

Cite

Citations (0)