José Vieira do Vale Neto

Universidade de São Paulo

Author Statistics

Papers

Citation

H-Index

i-10 index

Research Trends

Author Order

Document Type

Co-Authors

Marius Strum

Universidade de São Paulo

A.A. Jerraya

CEA LETI

J. Perez R. Costa

National University of East Timor

Jiang Chau Wang

Wang Jiang Chau

Universidade de São Paulo

M Y Teruya

Universidade de São Paulo

Gilson Mikio Ohara

J Wilberg

Robinson Esteves Santos Pires

Hospital Felício Rocho

Patrick Sanchez

Laboratoire de Mécanique et d’Acoustique

Cooperative Institutions

Universidade de São Paulo

Centre National de la Recherche Scientifique

Universidade Politecnica

Hospital Universitário da Universidade de São Paulo

Georgia Institute of Technology

CEA LETI

Techniques of Informatics and Microelectronics for Integrated Systems Architecture

Commissariat à l'Énergie Atomique et aux Énergies Alternatives

CEA Grenoble

Institut polytechnique de Grenoble

Author Statistics

Papers

Citation

H-Index

i-10 index

Research Field

A strategy for recursive high level synthesis

Marius Strum José Vieira do Vale Neto Wang Jiang Chau M Y Teruya A.A. Jerraya

High-Level Synthesis

Source

Cite

Citations (0)

Gerafiltro sistema para projeto automatico de filtros digitais iir (da especificacao em alto nivel ao leiaute do asic)

Robinson Esteves Santos Pires José Vieira do Vale Neto

Source

Cite

Citations (0)

Projeto de um oscilador LC-tanque controlável por tensão em tecnologia CMOS para rádio freqüência

Gilson Mikio Ohara José Vieira do Vale Neto

Source

Cite

Citations (0)

A Data Path Synthesis Method to Self-Testable Application Specific Integrated Circuit (ASIC)

Symposium on Integrated Circuits and Systems Design (2000)

J. Perez R. Costa José Vieira do Vale Neto

Allocation is the High Level Synthesis task that reaches a data path definition obeying hardware restriction and optimizing the chip area and performance. Testability is a sequence of procedures that ensures that an ASIC is working correctly. Self-Testability is the case where the whole test procedure is implemented in the chip. A design is said full testable when, in the test mode, all the possible faults can be detected. This paper presents a method to consider the self-testability of the ASIC during the allocation process. A few other than the usual hardware restrictions are imposed to ensures the self-testability. The achieved data path will be self-testable and will have the smallest possible area. Usually, this kind of optimization problem is NP-Complete. In our case, heuristics are used to reach a good solution in an acceptable computing time. This paper shows the heuristics used in our allocation algorithm and a case of study, that validates the whole process, is shown.

Application-specific integrated circuit

Heuristics

Design for testing

Built-in self-test

High-Level Synthesis

10.5555/827245.827304

Cite

Citations (0)

Sistemas digitales: elementos para un diseño a alto nivel

A G Rozo Jiang Chau Wang L A Costés María G. Zamudio A López

Source

Cite

Citations (0)

Gerafiltro: sistema de obtencao automatica de leiautes de filtros digitais iir baseado no compilador de silicio estrutural lager

Anais (1994)

RAIMUNDO NONATO PINHEIRO PIRES José Vieira do Vale Neto

Source

Cite

Citations (0)

Transformations for functional modules in hierarchical high level synthesis

M Y Teruya Wang Jiang Chau José Vieira do Vale Neto Marius Strum A.A. Jerraya

Source

Cite

Citations (0)

An eigenpath underwater acoustic communication channel simulation

M. A. Gutiérrez Patrick Sanchez José Vieira do Vale Neto

One of the less reliable communication channels is the underwater acoustic channel. This is due to its reverberant properties produced by the surface and the bottom of the sea and Doppler spreading caused by the transmitter and the receiver movements. To foresee some characteristics it is important to develop a reliable model. An accurate model allows to evaluate the channel behavior and it brings the possibility to compare the performance of different systems under the same condition. In this work, we present the simulation of a modified Rayleigh fading communication channel model, which takes into account the boundary reflections and Doppler shift effects. The model describes the underwater channel with several distinct paths (eigenpaths) over which a signal can propagate from the transmitter to the receiver (eigenpath signals). Each eigenpath signal contains a dominant and stable component and many smaller and randomly scattered components (sub-eigenpath components). The envelope of the eigenpath signal can therefore be described using a Rice fading model.

Underwater acoustic communication

SIGNAL (programming language)

Envelope (radar)

Underwater Acoustics

10.1109/oceans.2005.1639788

Cite

Citations (16)

A data path synthesis method to self-testable application specific integrated circuit (ASIC)

J. Perez R. Costa José Vieira do Vale Neto

Application-specific integrated circuit

10.1109/sbcci.2000.876018

Cite